A METHODOLOGY BASED ON TRANSPORTATION PROBLEM MODELING FOR DESIGNING PARALLEL INTERLEAVER ARCHITECTURES

Parallel Software Implementation of DSP Algorithms

Přednášející: Awais Hussain Sani, Autoři: Awais Hussain Sani, Philippe Coussy, Cyrille Chavet, Eric Martin, Université de Bretagne Sud / Lab-STICC, France

For high-data-rate applications, turbo-like iterative decoders are implemented with parallel hardware architecture. However, to achieve high throughput, concurrent accesses to each memory bank has to be performed without any conflict. The consideration applies to the two main classes of turbo-like codes: Low Density Parity Check (LDPC) and Turbo-Codes. In this paper, we present an original approach based on Transportation problem modeling which finds conflict free memory mapping for every type of turbo codes and which optimizes the resulting interleaving architecture.

Potřebujete Flash Player.

Sdílet:

Stáhnout titulky | Zvětšit video

http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5946806

Informace o přednášce

Nahráno:	2011-05-27 17:15 - 17:35, Club H
Přidáno:	18. 6. 2011 01:58
Počet zhlédnutí:	26
Rozlišení videa:	1024x576 px, 512x288 px
Délka videa:	0:16:29
Audio stopa:	MP3 [5.55 MB], 0:16:29